

SLP5N65S / SLF5N65S




650V N-Channel MOSFET

General Description

This Power MOSFET is produced using Msemitek's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

Features

- 4.5A, 650V, $R_{DS(on)Max}=2.6\Omega@V_{GS}=10V$
- Low gate charge (typical 13nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	SLP5N65S	SLF5N65S	Units
V_{DSS}	Drain-Source Voltage	650		V
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$) - Continuous ($T_C = 100^\circ\text{C}$)	4.5		A
		-		A
I_{DM}	Drain Current - Pulsed (Note 1)	8		A
V_{GSS}	Gate-Source Voltage	± 30		V
EAS	Single Pulsed Avalanche Energy (Note 2)	173		mJ
I_{AR}	Avalanche Current (Note 1)	4		A
E_{AR}	Repetitive Avalanche Energy (Note 1)	3.5		mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	2.1		V/ns
P_D	Power Dissipation ($T_C = 25^\circ\text{C}$) - Derate above 25°C	-	32	W
		-	-	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150		$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300		$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Max		Units
		SLP5N65S	SLF5N65S	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.2	3.9	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	$^\circ\text{C}/\text{W}$

Package Marking

Part Number	Top Marking	Package	Packing Method	MOQ	QTY
SLP5N65S	SLP5N65S	TO-220C	Tube	1000	5000
SLF5N65S	SLF5N65S	TO-220F	Tube	1000	5000

Electrical Characteristics

 $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	650	--	--	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$, Referenced to 25°C	--	-	--	$V/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 650\text{ V}, V_{GS} = 0\text{ V}$	--	--	10	μA
		$V_{DS} = 520\text{ V}, T_C = 125^\circ\text{C}$	--	--	100	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 30\text{ V}, V_{DS} = 0\text{ V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30\text{ V}, V_{DS} = 0\text{ V}$	--	--	-100	nA

On Characteristics

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	2.0	--	4.0	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}, I_D = 2\text{ A}$	--	--	2.6	Ω
g_{FS}	Forward Transconductance	$V_{DS} = 40\text{ V}, I_D = 2\text{ A}$ (Note 4)	--	2.5	--	S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$	--	560	--	pF
C_{oss}	Output Capacitance		--	55	--	pF
C_{riss}	Reverse Transfer Capacitance		--	5	--	pF

Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time	$V_{DS} = 100\text{ V}, V_{GS} = 10\text{ V}, I_D = 4\text{ A}, R_G = 25\ \Omega$ (Note 4, 5)	--	7	--	ns
t_r	Turn-On Rise Time		--	16	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	36	--	ns
t_f	Turn-Off Fall Time		--	22	--	ns
Q_g	Total Gate Charge	$V_{DS} = 520\text{ V}, I_D = 4\text{ A}, V_{GS} = 10\text{ V}$ (Note 4, 5)	--	13	--	nC
Q_{gs}	Gate-Source Charge		--	4	--	nC
Q_{gd}	Gate-Drain Charge		--	2.2	--	nC

Drain-Source Diode Characteristics and Maximum Ratings

I_S	Maximum Continuous Drain-Source Diode Forward Current	--	--	4.5	A	
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current	--	--	8	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = 4\text{ A}$	--	--	1.4	V
t_{rr}	Reverse Recovery Time	$V_{GS} = 0\text{ V}, I_S = 4\text{ A}$	--	250	--	ns
Q_{rr}	Reverse Recovery Charge	$di_F / dt = 100\text{ A/us}$ (Note 4)	--	4.5	--	μC

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L = 30\text{ mH}, I_{AS} = 3.4\text{ A}, V_{DD} = 50\text{ V}, R_G = 25\ \Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 4\text{ A}, di/dt \leq 200\text{ A/us}, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width $\leq 300\ \mu\text{s}$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature

N- Channel Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Source Current vs Source-Drain Voltage




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

N- Channel Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum PContinuous Drain Current vs Case Temperature








Figure 11. Gate Threshold Voltage vs. Junction Temperature



Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms




TO-220F OUTLINE



NOTE:

- 1The plastic package is not marked as smooth surface $Ra=0.1$; Subglossy surface $Ra=0.8$
- 2.Undeclared tolerance ± 0.15 , Unmarked fillet $R_{max}=0.25$

TO-220C OUTLINE



Disclaimer

The content specified herein is for the purpose of introducing Msemitek's products (here in after "Products"). The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Msemitek does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of the Products or technical information described in this document.

The products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). Msemitek shall bear no responsibility in any way for use of any of the Products for the above special purposes.

Although, Msemitek endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Msemitek's product.

The content specified herein is subject to change for improvement without notice. When using a Msemitek's product, be sure to obtain the latest specifications.